NXP Semiconductors /LPC18xx /GIMA /CAP2_1_IN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CAP2_1_IN

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NOT_INVERTED)INV 0 (NO_EDGE_DETECTION)EDGE 0 (DISABLE__SYNCHRONIZ)SYNCH 0 (DISABLE_SINGLE_PULSE)PULSE 0 (CTIN_1)SELECT0RESERVED

SELECT=CTIN_1, SYNCH=DISABLE__SYNCHRONIZ, PULSE=DISABLE_SINGLE_PULSE, EDGE=NO_EDGE_DETECTION, INV=NOT_INVERTED

Description

Timer 2 CAP2_1 capture input multiplexer (GIMA output 9)

Fields

INV

Invert input

0 (NOT_INVERTED): Not inverted.

1 (INPUT_INVERTED): Input inverted.

EDGE

Enable rising edge detection

0 (NO_EDGE_DETECTION): No edge detection.

1 (RISING_EDGE_DETECTIO): Rising edge detection enabled.

SYNCH

Enable synchronization

0 (DISABLE__SYNCHRONIZ): Disable synchronization.

1 (ENABLE__SYNCHRONIZA): Enable synchronization.

PULSE

Enable single pulse generation.

0 (DISABLE_SINGLE_PULSE): Disable single pulse generation.

1 (ENABLE_SINGLE_PULSE): Enable single pulse generation.

SELECT

Select input. Values 0x4 to 0xF are reserved.

0 (CTIN_1): CTIN_1

1 (USART2_TX_ACTIVE): USART2 TX active

2 (_I2S1_RX_MWS): - I2S1_RX_MWS

3 (T2_CAP1): T2_CAP1

RESERVED

Reserved

Links

()